<< Chapter < Page | Chapter >> Page > |
Recall that resampling by rational rate can be accomplished through the following three-stage process(see ).
If we implemented the upsampler/LPF pair with a polyphase filterbank, we would still waste computations due to eventual downsampling by . Alternatively, if we implemented the LPF/downsampler pair with a polyphase filterbank, we would waste computations by feeding it the(mostly-zeros) upsampler output. Thus, we need to examine this problem in more detail.
Assume for the moment that we implemented the upsampler/LPF pair with a polyphase filterbank, giving the architecture in .
Keeping the "parallel-to-serial" interpretation of the upsampler/delay ladder in mind, the input sequence to the decimator has the form as in
leading to the observation that
Thus, to calculate the resampled output at output index , we should calculate only the output of branch number at input index . No other branch outputs are calculated, so that no computations are wasted. The resulting structure is depicted in .
An equally-efficient structure could be obtained if we implemented the LPF/downsampler using the -branch polyphase decimator which was fed with the proper sequence of input samples. However, this structure is not as elegant:rather than computing the output of one particular polyphase branch per output sample, we would need to add all branch outputs, but where each branch output was calculated using a particular subset of polyphase taps.
Notification Switch
Would you like to follow the 'Digital signal processing (ohio state ee700)' conversation and receive update notifications?